

## IPC-A-600J

# Acceptability of Printed Boards

If a conflict occurs between the English and translated versions of this document, the English version will take precedence.

Developed by the IPC-A-600 Task Group (7-31a) of the Product Assurance Committee (7-30) of IPC

### Supersedes:

IPC-A-600H - April 2010 IPC-A-600G - July 2004 IPC-A-600F - November 1999 Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC

# **Table of Contents**

Acknowledgmenti			i	2.6	Holes - Unsupported		
1	Introdu	iction	1			Haloing	
1.1				2.7		Contacts	. 41
1.2	•	se			2.7.1	Surface Plating – Edge	4 -4
1.3	-	ach To This Document			0711	Connector Lands	41
					2.7.1.1	Surface Plating – Rectangular	40
1.4		ication			2.7.1.2	Surface Mount Lands	43
1.5	•	ance Criteria			2.7.1.2	Surface Plating – Round Surface Mount Lands (BGA)	15
1.6	• •	able Documents			2.7.1.3	Surface Plating – Wire Bond Pads	
	1.6.1	IPC	3		2.7.2	Burrs on Edge-Board Contacts	
	1.6.2	American Society of Mechanical	4		2.7.3	Adhesion of Overplate	
		Engineers		2.8		Traincolor or overplate	
1.7		sions and Tolerances		2.0	2.8.1	Etched Marking	
1.8	Terms	and Definitions	4		2.8.2	Ink Marking	
1.9	Revision	on Level Changes	4	2.9		lask	
1.10	Workm	anship	4	2.9	2.9.1	Coverage Over Conductors	50
2	Externa	ally Observable Characteristics	5		2.0.1	(Skip Coverage)	59
2.1		Board Edges			2.9.2	Registration to Holes (All Finishes)	
	2.1.1	Burrs			2.9.3	Registration to Rectangular	
	2.1.1.1	Nonmetallic Burrs				Surface Mount Lands	61
		Metallic Burrs			2.9.3.1	Registration to Round Surface	
	2.1.2	Nicks				Mount Lands (BGA) - Solder	
	2.1.3	Haloing	9			Mask-Defined Lands	62
2.2	Base M	laterial Surface			2.9.3.2	Registration to Round Surface	
	2.2.1	Weave Exposure				Mount Lands (BGA) - Copper-	
	2.2.2	Weave Texture				Defined Lands	63
	2.2.3	Exposed/Disrupted Fibers	. 13		2.9.3.3	Registration to Round	
	2.2.4	Pits and Voids				Surface Mount Lands	C 1
2.3	Base M	laterial Subsurface	. 15		2.9.4	(BGA) – (Solder Dam)	
	2.3.1	Measling			2.9.4	Blisters/Delamination	
	2.3.2	Crazing			2.9.6	Adhesion (Flaking or Peeling)	
	2.3.3	Delamination/Blister	. 25		2.9.0	Waves/Wrinkles/Ripples  Tenting (Via Holes)	
	2.3.4	Foreign Inclusions	. 28		2.9.7	Soda Strawing	
2.4	Solder	Coatings and Fused Tin Lead	. 30	0.10		Definition – Dimensional	
	2.4.1	Nonwetting		2.10	2.10.1		
	2.4.2	Dewetting			2.10.1	Conductor Width and Spacing  Conductor Width	
2.5	Holes -	- Plated-Through – General				Conductor Spacing	
	2.5.1	Nodules/Rough Plating			2.10.1.2	External Annular Ring –	74
	2.5.2	Pink Ring			2.10.2	Measurement	75
	2.5.3	Voids – Copper Plating			2.10.3	External Annular Ring – Supported	10
	2.5.4	Voids – Finished Coating			2.10.0	Holes and Microvia Capture Land	76
	2.5.5	Lifted Lands - (Visual)			2.10.4	External Annular Ring –	. 0
	2.5.6	Cap Plating of Filled Holes –				Unsupported Holes	78
		(Visual)	. 38	2.11	Flatness	· · · · · · · · · · · · · · · · · · ·	
		•					

# Table of Contents (cont.)

3 Internally Obs		ily Observable Characteristics 81		3.3.17	Copper Plating Thickness –	
3.1	Dielectric Materials 82				Hole Wall	
	3.1.1	Laminate Voids/Cracks		3.3.18	Copper Wrap Plating	. 132
		(Outside Thermal Zone) 82		3.3.19	Copper Cap Plating of	
	3.1.2	Registration/Conductor to Holes 84			Filled Holes	. 135
	3.1.3	Clearance Hole, Unsupported,		3.3.20	Plated Copper Filled Microvias	
		to Power/Ground Planes 85			(Blind and Buried)	. 137
	3.1.4	Delamination/Blister 86		3.3.21	Material Fill of Through, Blind,	
	3.1.5	Dielectric Removal 87			Buried and Microvia Structures	
	3.1.5.1	Etchback 89			(Other than Copper Plating)	. 139
	3.1.5.2	Smear Removal		3.3.22	Solder Coating Thickness	
	3.1.5.3	Negative Etchback			(Only When Specified)	
	3.1.6	Dielectric Material, Clearance,			Solder Mask Thickness	
		Metal Plane for Supported Holes 95	3.4	Plated-	Through Holes – Drilled	
	3.1.7	Layer-to-Layer Spacing 96		3.4.1	Burrs	
	3.1.8	Resin Recession		3.4.2	Nailheading	. 145
	3.1.9	Hole Wall Dielectric/Plated Barrel	3.5	Plated-	Through Holes – Punched	. 146
		Separation (Hole Wall Pullaway) 99		3.5.1	Roughness and Nodules	. 147
3.2	Conduc	ctive Patterns - General 100		3.5.2	Flare	. 148
	3.2.1	Etching Characteristics 102	4	Miscell	aneous	. 149
	3.2.2	Print and Etch104	4.1	Flexible	e and Rigid-Flex Printed Boards	149
	3.2.3	External Conductor Thickness		4.1.1	Coverlay Coverage - Coverfilm	
		(Foil Plus Plating)105			Separations	. 150
	3.2.4	Internal Layer Foil Thickness 106		4.1.2	Coverlay/Covercoat Coverage –	
3.3	Plated-	Through Holes - General 107			Adhesives	. 152
	3.3.1	Copper Plating Voids 109		4.1.2.1	Adhesive Squeeze-Out -	
	3.3.2	Plating Nodules110			Land Area	. 152
	3.3.3	Plating Folds/Inclusions 111		4.1.2.2	Adhesive Squeeze-Out -	
	3.3.4	Wicking 113			Foil Surface	. 153
	3.3.4.1	Wicking, Clearance Holes 114		4.1.3	Access Hole Registration for	
	3.3.5	Innerlayer Inclusions 115			Coverlay and Stiffeners	. 154
	3.3.6	Innerlayer Separation – Vertical		4.1.4	Plating Defects	
		(Axial) Microsection		4.1.5	Stiffener Bonding	
	3.3.7	Innerlayer Separation – Horizontal			Transition Zone, Rigid Area to	
		(Transverse) Microsection 117			Flexible Area	
	3.3.8	Foil Crack - (Internal Foil)		4.1.7	Solder Wicking/Plating	
		"C" Crack 118			Penetration Under Coverlay	. 158
	3.3.9	Foil Crack (External Foil) 119		4.1.8	Laminate Integrity	
	3.3.10	Plating Crack (Barrel) "E" Crack 120			Laminate Integrity – Flexible	
	3.3.11	Plating Crack – (Corner)		1.1.0.1	Printed Board	. 160
		"F" Crack 121		4182	Laminate Integrity – Rigid-Flex	
	3.3.12	Annular Ring – Internal Layers 122			Printed Board	. 161
	3.3.13	Annular Ring - Microvia to		4.1.9	Etchback (Type 3 and	
		Target Land 125		11110	Type 4 Only)	. 162
	3.3.14	Microvia Target Land		4.1.10		
		Contact Dimension 127			4 Only)	. 163
	3.3.15	Microvia Target Land Penetration 129		4.1.11	Trimmed Edges/Edge	
		Lifted Lands – (Cross-Sections) 130			Delamination	. 164
		(2.222 00000.0) 100				

# **Table of Contents (cont.)**

	4.1.12	Silver Film Integrity	166
4.2	Metal C	Core Printed Boards	168
	4.2.1	Type Classifications	169
	4.2.2	Spacing Laminated Type	170
	4.2.3	Insulation Thickness, Insulated	
		Metal Substrate	171
	4.2.4	Insulation Material Fill, Laminated	
		Type Metal Core	172
	4.2.5	Cracks in Insulation Material Fill,	
		Laminated Type	173
	4.2.6	Core Bond to Plated-Through	
		Hole Wall	174
4.3	Flush F	Printed Boards	175
	4.3.1	Flushness of Surface Conductor	175
5	Cleanli	ness Testing	176
5.1	Soldera	ability Testing	177
	5.1.1	Plated-Through Holes (Applicable	
		to Test C/C1)	178
5 2	Flectric	ral Integrity	180

#### 1 INTRODUCTION

### Introduction

#### 1.1 SCOPE

This document describes the target, acceptable, and nonconforming conditions that are either externally or internally observable on printed boards. It represents the visual interpretation of minimum requirements set forth in various printed board specifications, e.g.; IPC-6010 series, J-STD-003, etc.

#### 1.2 PURPOSE

The visual illustrations in this document portray specific criteria of the requirements of current IPC specifications. In order to properly apply and use the content of this document, the printed board should comply with the design requirements of the applicable IPC-2220 series document and the performance requirements of the applicable IPC-6010 series document. In the event the printed board does not comply with these or equivalent requirements, then the acceptance criteria should be as agreed between user and supplier (AABUS).

#### 1.3 APPROACH TO THIS DOCUMENT

Characteristics are divided into two general groups:

- Externally Observable (section 2)
- Internally Observable (section 3)

"Externally observable" conditions are those features or imperfections which can be seen and evaluated on or from the exterior surface of the board. In some cases, such as voids or blisters, the actual condition is an internal phenomenon and is detectable from the exterior.

"Internally observable" conditions are those features or imperfections that require microsectioning of the specimen or other forms of conditioning for detection and evaluation. In some cases, these features may be visible from the exterior and require microsectioning in order to assess acceptability requirements.

Specimens should be illuminated during evaluation to the extent needed for effective examination. The illumination should be such that no shadow falls on the area of interest except those shadows caused by the specimen itself. It is recommended that polarization and/or dark field illumination be employed to prevent glare during the examination of highly reflective materials.

The illustrations in this document portray specific criteria relating to the heading and subheading of each page, with brief descriptions of the acceptable and nonconforming conditions for each product class. (See 1.4.) The visual quality acceptance criteria are intended to provide proper tools for the evaluation of visual anomalies. The illustrations and photographs in each situation are related to specific requirements. The characteristics addressed are those that can be evaluated by visual observation and/or measurement of visually observable features.

Supported by appropriate user requirements, this document should provide effective visual criteria to quality assurance and manufacturing personnel.

This document cannot cover all of the reliability concerns encountered in the printed board industry; therefore, attributes not addressed in this issue **shall** be AABUS. The value of this document lies in its use as a baseline document that may be modified by expansions, exceptions, and variations which may be appropriate for specific applications.

When making accept and/or reject decisions, the awareness of documentation precedence must be maintained.

This document is a tool for observing how a product may deviate due to variation in processes. Refer to IPC-9191.

IPC-A-600 provides a useful tool for understanding and interpreting Automated Inspection Technology (AIT) results. AIT may be applicable to the evaluation of many of the dimensional characteristics illustrated in this document.

#### 1.4 CLASSIFICATION

This standard recognizes that electrical and electronic products are subject to classifications by intended end-item use. Three general end-product classes have been established to reflect differences in producibility, complexity, functional performance requirements, and verification (inspection/test) frequency. It should be recognized that there may be overlaps of product between classes.

Process Indicator imperfections are permitted and are deliverable.